A VHDL Module Generator for Fast Prototyping of Multimedia ASICS

Main Article Content

Mohamed Khalil Hani
Kah Hoe Koay

Abstract

This paper presents an electronic design automation (EDA) software for generating synthesizable VHDL modules for hardware applications of multimedia data processing. The tool provides a rapid-prototyping design environment by enabling dynamic storage and retrieval of reusable modules, parameterized design entry, hierarchical design exploration, list-based component interface insertion, and block diagram view of designs. This produces a design environment, which enables fast design development cycle by improving design productivity to meet the fast evolving standards of multimedia formats. A test case design of a JPEG decoder has been built using the tool. Implementation of the design in FPGA has proven the capability of the tool in handling large and complex designs.

Downloads

Download data is not yet available.

Article Details

How to Cite
Hani, M. K., & Koay, K. H. (2000). A VHDL Module Generator for Fast Prototyping of Multimedia ASICS. Malaysian Journal of Computer Science, 13(1), 65–75. Retrieved from http://jice.um.edu.my/index.php/MJCS/article/view/5821
Section
Articles