Easily Testable Array Multiplier Design Using VHDL
Main Article Content
Abstract
Presents the design of variable array multipliers using VHDL. Multipliers of various operand sizes for different target processes can be implemented using the proposed VHDL based approach. The multipliers will be testable with a constant number of test vectors irrespective of the operand word lengths. A fast test pattern generator is also developed for simulation of the multiplier designs and subsequent testing of the fabricated chips.
Downloads
Download data is not yet available.
Article Details
How to Cite
Aziz, S. M., & Ahmed, I. (1998). Easily Testable Array Multiplier Design Using VHDL. Malaysian Journal of Computer Science, 11(2), 1–7. Retrieved from http://jice.um.edu.my/index.php/MJCS/article/view/5722
Section
Articles